

CLAIMS

1 1. A system comprising:
2 a first circuit;
3 a second circuit;
4 a serial communication link coupled to the first and second circuit;
5 a first interface coupled to the first circuit to transmit a data cell of n bits in response to a
6 first in first out protocol; and
7 a second interface coupled to the second circuit to receive the data cell in response to the
8 first in first out protocol.

1 2. The system of claim 1 wherein the first interface to transmit the data cell comprises a first
2 converter to divide the data cell of n bits into smaller cells of less than n bits.

1 3. The system of claim 1 wherein the second interface to receive the data cell comprises a
2 second converter to combine the data cells of less than n bits to generate a data cell of n bits.

1 4. The system of claim 1 wherein the first interface to transmit the data cell adds a plurality
2 of error correcting bits to the data cell.

1 5. The system of claim 1 wherein the second interface to receive the data cell extracts a
2 plurality of error correcting bits from the data cell.

1 6. The system of claim 1 wherein the serial communications link comprises twenty serial
2 channels capable of transmitting 625 million bits a second.

1 7. A method comprising:

2 receiving a data cell of n bits in a first integrated device;

3 receiving a plurality of control bits and error correcting code bits;

4 appending the plurality of control bits and error correcting code bits to the data
5 cell;

6 converting the data cell of n bits to a plurality of data cells of less than n bits;

7 transmitting the plurality of data cells of less than n bits from the first integrated
8 device in a serial format in response to a first in first out protocol; and

9 receiving the plurality of data cells of less than n bits in a second integrated
10 device.

1 8. The method of claim 7 further comprising:

2 re-converting the plurality of data cells of less than n bits to the data cell of n bits.

1 9. The method of claim 7 wherein transmitting the data cell of the plurality of data cells of
2 less than n bits comprises validating the serial format with a resync operation.

1 10. The method of claim 8 wherein re-converting the plurality of data cells of less than n bits
2 to the data cell of n bits comprises aligning the data cells of less than n bits in response to the
3 error correcting code bits.

1 11. The method of claim 8 wherein re-converting the plurality of data cells of less than n bits
2 to the data cell of n bits comprises extracting the control bits from the data cell of n bits

1 12. A system comprising:

2 a first network switch comprises a first transmit interface and a first receive interface ;

3 a second network switch comprises a second transmit interface and a second receive
4 interface;

5 a data cell of n bits; and

6 a serial communication link coupled to the first and second network switch, to transmit
7 the data cell from the first transmit interface of the first network switch to the second receive
8 interface of the second network switch via a m bit by m bit crossbar buffer in response to a first
9 in first out protocol.

1 13. The system of claim 12 wherein the first and second transmit interface comprise a
2 converter to divide the data cell into a plurality of data cells of less than n bits.

1 14. The system of claim 12 wherein the first and second transmit interface generate and
2 append a plurality of control and error correcting code bits to the data cell.

1 15. The system of claim 12 wherein the first and second transmit interface comprise a low
2 voltage differential signaling encoder.

1 16. The system of claim 12 wherein the first and second receive interface comprise a low
2 voltage differential signaling decoder.

1 17. The system of claim 12 wherein the first and second receive interface comprise a re-
2 converter to align a plurality of data cells of less than n bits data cell into the data cell of n bits.

11/11/2011 11:11:11 AM